

10074002-000700

FIG. 1

10071262-020702




FIG. 2




FIG. 3A




FIG. 3B

ACT-318




FIG. 4

ACT-318

20




FIG. 5

10071252 040702




FIG. 6

ACT-318




FIG. 7






FIG. 8

10071252.020702

ACT-318




FIG. 9

ACT-318




FIG. 10A. USER LOGIC : Implementation of AND OR circuit and register




FIG. 10B DSER Logic - With SCAN Superimposed

ACT-318

10071262.020702




FIG. 11